

RoHS Compliant

Industrial Secure Digital Card

H1-M Product Specifications (Toshiba 15nm)

February 5, 2016

Version 1.4



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C

Tel: +886-2-2267-8000 Fax: +886-2-2267-2261

www.apacer.com

FEATURES:

- **Fully Compatible with SD Memory Card Standard Specifications**
 - Part 1, Physical Layer Specification, Ver 3.01 Final
 - Part 2, File System Specification, Ver 3.00
 - Part 3, Security Specification, Ver 3.00 Final
- **Capacity**
 - 4, 8, 16, 32, 64, 128 GB
- **Performance***
 - Sustained read: Up to 43 MB/sec
 - Sustained write: Up to 25 MB/sec
- **Bus Speed Mode:** Support Class 10 with UHS-I
- **SD-Protocol Compatible**
- **Support SPI Mode**
- **NAND Flash Type:** MLC
- **Physical Dimensions:**
32mm (L) x 24mm (W) x 2.1mm (H)
- **Flash Management**
 - Built-in advanced ECC algorithm
 - Wear-Leveling algorithms
 - Bad block management
 - S.M.A.R.T utility
- **Temperature Range**
 - Operating temperature
Standard: -25°C ~ 85°C
Extended: -40°C ~ 85°C
 - Storage temperature: -40°C ~ 85°C
- **Power Consumption***
 - Operating: 145 mA
 - Standby: 235 µA
- **Operation Voltage:** 2.7V ~ 3.6V
- **RoHS Recast Compliant**

*The values addressed here for Performance and Power consumption are typical and may vary depending on configurations and platforms.

TABLE OF CONTENTS

1. General Description	3
1.1 Product Function Block	3
1.2 Flash Management	3
1.2.1 Bad Block Management.....	3
1.2.2 ECC Algorithms	3
1.2.3 S.M.A.R.T	4
1.2.4 Wear Leveling	4
1.2.5 Auto-Read Refresh	4
2. Electrical Characteristics.....	5
2.1 Card Architecture	5
2.2 Pin Assignment	5
2.3 Capacity Specifications	6
2.4 Performance.....	6
2.5 DC Power Supply.....	6
2.6 Power Consumption.....	6
3. Physical Characteristics.....	7
3.1 Physical Dimensions.....	7
3.2 Durability Specifications.....	8
4. DC Characteristics	9
4.1 SD Interface Timing (Default)	9
4.2 SD Interface Timing (High Speed Mode).....	10
4.3 SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes) Input	12
4.3.1 Clock Timing	12
4.3.2 Card Input Timing	12
4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50).....	13
4.3.4 Output Timing of Variable Window (SDR104)	13
4.3.5 SD Interface Timing (DDR50 Mode).....	14
4.3.6 Bus Timings – Parameters Values (DDR50 Mode)	15
5. S.M.A.R.T.	16
5.1 Direct Host Access to SMART Data via SD General Command (CMD56).....	16
5.2 Process for Retrieving SMART Data	16
6. Product Ordering Information.....	19
6.1 Product Code Designations	19
6.2 Valid Combinations	20
6.2.1 Standard Temperature.....	20
6.2.2 Extended Temperature	20


1. General Description

As the demand of reliable and high-performance data storage in a small form factor increases, Apacer's SD card is designed specifically for rigorous applications by offering maximum endurance, reliability, and agility, where extreme traceability, enhanced data integrity, and exceptionally velocity are required.

Regarding compatibility, this industrial SD card is compatible with SD Memory Card Specifications, Physical Layer specification, File System Specification and Part 3 Security Specification. Furthermore, the SD card is compatible with SD protocol. With built in ECC, wear-leveling and bad block management, this industrial SD card serves as an ideal portable storage solution.

1.1 Product Function Block

The SD contains a flash controller and flash media with SD standard interface.



1.2 Flash Management

1.2.1 Bad Block Management

The SD controller contains logic/physical flash block mapping and bad block management system. It will manage all flash block include user data space and spare block.

The SD also contains a sophisticated defect and error management system. It does a read after write under margin conditions to verify that the data is written correctly (except in the case of write pre-erased sectors). In case that a bit is found to be defective, the SD replaces this bad bit with a spare bit within the sector header. If necessary, the SD will even replace the entire sector with a spare sector. This is completely transparent to the master (host device) and does not consume any user data space.

1.2.2 ECC Algorithms

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, this SD card applies the BCH ECC Algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

1.2.3 S.M.A.R.T

S.M.A.R.T. (SMART), an acronym stands for Self-Monitoring, Analysis and Reporting Technology, is an open standard allowing an individual disk drive in the ATA/IDE or SCSI interface to automatically monitor its own health and report potential problems in order to prevent data loss. This failure warning technology provides predictions from unscheduled downtime by observing and storing critical drive performance and calibration parameters. Ideally, this should allow taking hands-on actions to keep from impending drive failure.

Failures are divided into two categories: those that can be predicted and those that cannot. Predictable failures occur gradually over time, and the decline in performance can be detected; on the other hand, unpredictable failures happen very sudden without any warning. These failures may be caused by power surges or related to electronic components. The purpose of the SMART implementation is to predict near-term failures of each individual disk drive and generate a warning to prevent unfortunate loss.

1.2.4 Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.


Apacer provides wear leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.

1.2.5 Auto-Read Refresh

When continuously being read, NAND flash memory cannot engage wear leveling since this applies while writing data. Subsequently, errors aggregated over time and become uncorrectable. To keep errors from going beyond ECC's capability to recover and memory blocks in good hands, Apacer's Auto-Read Refresh will spontaneously refresh the bit errors when the threshold is triggered by the error count in a block.

2. Electrical Characteristics

2.1 Card Architecture



2.2 Pin Assignment

Pin	SD Mode		SPI Mode	
	Name	Description	Name	Description
1	CD/DAT3	Card detect/Data line[Bit 3]	CS	Chip select
2	CMD	Command/Response	DI	Data in
3	VSS1	Supply voltage ground	VSS	Supply voltage ground
4	VDD	Supply voltage	VDD	Supply voltage
5	CLK	Clock	SCLK	Clock
6	VSS2	Supply voltage ground	VSS2	Supply voltage ground
7	DAT0	Data line[Bit 0]	DO	Data out
8	DAT1	Data line[Bit 1]	Reserved	
9	DAT2	Data line[Bit 2]	Reserved	

2.3 Capacity Specifications

The following table shows the specific capacity for the SD card.

Capacity	Total Bytes
4 GB	3,971,973,120
8 GB	7,960,788,992
16 GB	16,013,852,672
32 GB	32,082,198,528
64 GB	64,156,073,984
128 GB	128,278,593,536

Note: The statistics may vary depending on file systems of various OS. User data bytes do not indicate total useable bytes. LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the lifespan of the device. However, the total usable capacity of the SD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

2.4 Performance

Performances of SD are shown in the table below.

Capacity	4 GB	8 GB	16 GB	32 GB	64 GB	128 GB
Performance						
Sustained Read (MB/s)	43	43	43	43	43	43
Sustained Write (MB/s)	14	25	23	23	22	22

Note: Performances vary from flash configurations or host system settings..

2.5 DC Power Supply

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Power Supply Voltage	2.7	3.3	3.6	V

2.6 Power Consumption


Capacity	4 GB	8 GB	16 GB	32 GB	64 GB	128 GB
Modes						
Operating (mA)	65	75	75	75	135	145
Standby (μA)	170	200	185	185	195	235

Note: Results are measured under 3.3V.

3. Physical Characteristics

3.1 Physical Dimensions

Dimensions: 32 mm (L) x 24 mm (W) x 2.1 mm (H)




3.2 Durability Specifications

Table 3-1: Durability Specifications


Item	Specifications
Temperature	-25°C to 85°C (Standard)
	-40°C to 85°C (Extended)
	-40°C to 85°C (Storage)
Shock	1,500G, 0.5ms
Vibration	20Hz~80Hz/1.52mm (frequency/displacement) 80Hz~2000Hz/20G (frequency/displacement) X, Y, Z axis/60mins each
Drop	1.5m free fall, 6 surfaces of each
Bending	≥ 10N, hold 1min/5times
Torque	0.15N-m or 2.5deg, hold 30 seconds/ 5 times
Salt spray	Concentration: 3% NaCl at 35°C (storage for 24 hours)
Waterproof	JIS IPX7 compliance, Water temperature 25°C Water depth: the lowest point of unit is locating 1000mm below surface (storage for 30 mins)
X-Ray Exposure	0.1 Gy of medium-energy radiation (70 KeV to 140 KeV, cumulative dose per year) to both sides of the card ;storage for 30 mins)
Switch cycle	0.4~0.5N, 1000 times
Durability	10,000 times mating cycle
ESD	Contact: +/-4KV each item 25 times Air: +/-8KV 10 times

4. DC Characteristics

4.1 SD Interface Timing (Default)



Card input Timing (Default Speed Card)




Card Output Timing (Default Speed Mode)


SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK
Clock CLK (All values are referred to min(V_{IH}) and max(V_{IL}))					
f_{PP}	Clock frequency data transfer	0	25	MHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
f_{OD}	Clock frequency identification	0 ⁽¹⁾ /100	400	KHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WL}	Clock low time	10	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WH}	Clock high time	10	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TLH}	Clock rise time	-	10	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{THL}	Clock fall time	-	10	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Inputs CMD, DAT (Referenced to CLK)					
t_{ISU}	Input setup time	5	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TH}	Input hold time	5	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs CMD, DAT (Referenced to CLK)					
t_{ODLY}	Output delay time during data transfer mode	0	14	ns	$C_L \leq 40 \text{ pF}$ (1 card)
t_{OH}	Output hold time	0	50	ns	$C_L \leq 40 \text{ pF}$ (1 card)

(1)0Hz means to stop the clock. The given minimum frequency range is for cases that require the clock to be continued.

4.2 SD Interface Timing (High Speed Mode)



Card Input Timing (High Speed Card)




Card Output Timing (High Speed Mode)

SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK
Clock CLK (All values are referred to min(V_{IH}) and max(V_{IL}))					
f_{PP}	Clock frequency data transfer	0	50	MHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WL}	Clock low time	7	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WH}	Clock high time	7	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TLH}	Clock rise time	-	3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{THL}	Clock fall time	-	3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Inputs CMD, DAT (Referenced to CLK)					
t_{ISU}	Input setup time	6	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TH}	Input hold time	2	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs CMD, DAT (Referenced to CLK)					
t_{ODLY}	Output delay time during data transfer made	-	14	ns	$CL \leq 40 \text{ pF}$ (1 card)
t_{OH}	Output hold time	2.5	-	ns	$CL \geq 15 \text{ pF}$ (1 card)
C_L	Total system capacitance for each line*	-	40	pF	1 card

*In order to satisfy severe timing, host shall run on only one card

4.3 SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes) Input


4.3.1 Clock Timing



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t_{CLK}	4.8	-	ns	208MHz (Max.), Between rising edge, $V_{CT} = 0.975V$
t_{CR}, t_{CF}	-	$0.2 * t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00ns$ (max.) at 208MHz, $C_{CARD}=10pF$ $t_{CR}, t_{CF} < 2.00ns$ (max.) at 100MHz, $C_{CARD}=10pF$ The absolute maximum value of t_{CR}, t_{CF} is 10ns regardless of clock frequency.
Clock Duty	30	70	%	


4.3.2 Card Input Timing



Card Input Timing

SYMBOL	MIN	MAX	UNIT	SDR104 MODE
t_{IS}	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$
SYMBOL	MIN	MAX	UNIT	SDR12, SDR25 and SDR50 MODES
t_{IS}	3.00	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$


4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)



Output Timing of Fixed Date Window¹⁾

SYMBOL	MIN	MAX	UNIT	REMARK
t_{ODLY}	-	7.5	ns	$t_{CLK} \geq 10.0ns$, $CL=30pF$, using driver Type B, for SDR50.
t_{ODLY}		14	ns	$t_{CLK} \geq 20.0ns$, $CL=40pF$, using driver Type B, for SDR25 and SDR12.
t_{OH}	1.5	-	ns	Hold time at the t_{ODLY} (min.). $CL=15pF$


4.3.4 Output Timing of Variable Window (SDR104)



Output Timing of Variable Data Window¹⁾


SYMBOL	MIN	MAX	UNIT	REMARK
t_{OP}	-	2	UI	Card Output Phase
Δt_{OP}	-350	+1550	ps	Delay variation due to temperature change after tuning
t_{ODW}	0.60	-	UI	$t_{ODW} = 2.88ns$ at 208MHz

4.3.5 SD Interface Timing (DDR50 Mode)



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t_{CLK}	20	-	ns	50MHz (Max.), Between rising edge
t_{CR}, t_{CF}	-	$0.2 \cdot t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00\text{ns}$ (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode


4.3.6 Bus Timings – Parameters Values (DDR50 Mode)

Symbol	Parameters	Min	Max	Unit	Remark
Input CMD (referenced to CLK rising edge)					
t_{ISU}	Input set-up time	6	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{IH}	Input hold time	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Output CMD (referenced to CLK rising edge)					
t_{ODLY}	Output Delay time during Data Transfer Mode	-	13.7	ns	$C_L \leq 30 \text{ pF}$ (1 card)
T_{OH}	Output Hold time	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)
Inputs DAT (referenced to CLK rising and falling edges)					
t_{ISU2x}	Input set-up time	3	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{IH2x}	Input hold time	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs DAT (referenced to CLK rising and falling edges)					
t_{ODLY2x}	Output Delay time during Data Transfer Mode	-	7.0	ns	$C_L \leq 25 \text{ pF}$ (1 card)
T_{OH2x}	Output Hold time	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)

5. S.M.A.R.T.

5.1 Direct Host Access to SMART Data via SD General Command (CMD56)

CMD 56 is structured as a 32-bit argument. The implementation of the general purpose functions will arrange the CMD56 argument into the following format:



- Bit [0]: Indicates Read Mode when bit is set to [1] or Write Mode when bit is cleared [0]. Depending on the function, either Read Mode or Write Mode can be used.
- Bit [7:1]: Indicates the index of the function to be executed:
 - Read Mode: Index = 0x10 Get SMART Command Information
 - Write Mode: Index = 0x08 Pre-Load SMART Command Information
- Bit [15:8]: Function argument #1 (1-byte)
- Bit [23:16]: Function argument #2 (1-byte)
- Bit [31:24]: Function argument #3 (1-byte)

5.2 Process for Retrieving SMART Data

Retrieving SMART data requires the following two commands executed in sequence and in accordance with the SD Association standard flowchart for CMD56 (see below).

Step 1: Write Mode – [0x08] Pre-Load SMART Command Information

Sequence	Command	Argument	Expected Data
Pre-Load SMART Command Information	CMD56	[0] "0" (Write Mode) [1:7] "0001 000" (Index = 0x08) [8:511] All '0' (Reserved)	No expected data

Step 2: Read Mode – [0x10] Get SMART Command Information

Sequence	Command	Argument	Expected Data
Get SMART Command Information	CMD56	[0] "1" (Read Mode) [1:7] "0001 000" (Index = 0x10) [8:31] All '0' (Reserved)	1 sector (512 bytes) of response data byte[0-8] Flash ID byte[9-10] IC Version byte[11-12] FW Version byte[13] Reserved byte[14] CE Number byte[15] Reserved byte[16-17] Bad Block Replace Maximum byte[18] Reserved byte[32-63] Bad Block count per Die byte[64-65] Good Block Rate(%) byte[66-79] Reserved byte[80-83] Total Erase Count byte[84-95] Reserved byte[96-97] Endurance (Remain Life) (%) byte[98-99] Average Erase Count – L* byte[100-101] Minimum Erase Count – L* byte[102-103] Maximum Erase Count – L* byte[104-105] Average Erase Count – H* byte[106-107] Minimum Erase Count – H* byte[108-109] Maximum Erase Count – H* byte[110-111] Reserved byte[112-115] Power Up Count byte[116-127] Reserved byte[128-129] Abnormal Power Off Count byte[130-159] Reserved byte[160-161] Total Refresh Count byte[176-183] Product "Marker" byte[184-215] Bad Block count per Die byte[216-511] Reserved

*Please refer to technical note for High/Low byte definition.





Figure 5-1: SD Memory Card State Diagram (data transfer mode)

Extracted from the SD Specifications Part 1 Physical Layer Simplified Specification Version 3.01.

6. Product Ordering Information

6.1 Product Code Designations



6.2 Valid Combinations

6.2.1 Standard Temperature

Capacity	AP/N
4GB	AP-ISD004GCA-1FTM
8GB	AP-ISD008GCA-1FTM
16GB	AP-ISD016GCA-1FTM
32GB	AP-ISD032GCA-1FTM
64GB	AP-ISD064GCA-1FTM
128GB	AP-ISD128GCA-1FTM

6.2.2 Extended Temperature

Capacity	AP/N
4GB	AP-ISD004GIA-1FTM
8GB	AP-ISD008GIA-1FTM
16GB	AP-ISD016GIA-1FTM
32GB	AP-ISD032GIA-1FTM
64GB	AP-ISD064GIA-1FTM
128GB	AP-ISD128GIA-1FTM

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Revision History

Revision	Description	Date
1.0	Official release	11/16/2015
1.1	Added CMD56 argument for SMART	12/16/2015
1.2	Added SMART section	12/23/2015
1.3	Added performance and power consumption for 4GB	2/2/2016
1.4	Revised performance and power consumption values	2/5/2016

Global Presence

Taiwan (Headquarters)	Apacer Technology Inc. 1F., No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City 236, Taiwan R.O.C. Tel: 886-2-2267-8000 Fax: 886-2-2267-2261 amtsales@apacer.com
U.S.A.	Apacer Memory America, Inc. 46732 Lakeview Blvd., Fremont, CA 94538 Tel: 1-408-518-8699 Fax: 1-510-249-9568 sa@apacerus.com
Japan	Apacer Technology Corp. 5F, Matsura Bldg., Shiba, Minato-Ku Tokyo, 105-0014, Japan Tel: 81-3-5419-2668 Fax: 81-3-5419-0018 jpservices@apacer.com
Europe	Apacer Technology B.V. Science Park Eindhoven 5051 5692 EB Son, The Netherlands Tel: 31-40-267-0000 Fax: 31-40-267-0000#6199 sales@apacer.nl
China	Apacer Electronic (Shanghai) Co., Ltd Room D, 22/FL, No.2, Lane 600, JieyunPlaza, Tianshan RD, Shanghai, 200051, China Tel: 86-21-6228-9939 Fax: 86-21-6228-9936 sales@apacer.com.cn
India	Apacer Technologies Pvt Ltd, Unit No.201, "Brigade Corner", 7 th Block Jayanagar, Yediyur Circle, Bangalore – 560082, India Tel: 91-80-4152-9061 Fax: 91-80-4170-0215 sales_india@apacer.com